Hi, I'm anlit75

TeX ccu ccu-thesis dissertations doctoral-dissertation latex latex-template master-thesis national-chung-cheng-university thesis-latex-template

Verilog adpll ams dco frequency-divider pfd phase-locked-loop

Python gallery profile profile-website showcase showcase-website website

SystemVerilog lab-guide systemverilog-test-bench testbench

Python

Python asic cocotb digital-design gdsii hardware hardware-verification ic-design layout librelane open-source-hardware openlane openroad pnr rtl-design rtl-to-gdsii sky130 systemverilog verification verilog yosys

Verilog beginner-friendly combinational-circuit sequential-circuits verilog-practice

Python gds rtl rtl-to-gdsii

Python asic cocotb hardware-verification librelane pyuvm sky130 systemrdl uart uvm verification

ic-design interview-questions

JavaScript

Python