{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 6,
    "design__inferred_latch__count": 0,
    "design__instance__count": 6355,
    "design__instance__area": 50273.2,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 8,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.002852026140317321,
    "power__switching__total": 0.0011989872436970472,
    "power__leakage__total": 2.8276431862650497e-08,
    "power__total": 0.004051041789352894,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.38963897100530365,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.30128922431934724,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.10912948631422488,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 6.293917565271957,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.310112,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.195734,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 9,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.4911986512122137,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.33704026634695206,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.07097778121700209,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 2.674666785978638,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.837568,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.795052,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.34726983382958454,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.28596134602999224,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11006990075383036,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.873407926259873,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.11007,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.633932,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 9,
    "design__max_fanout_violation__count": 10,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.34435530401848563,
    "clock__skew__worst_setup": 0.28389563725637684,
    "timing__hold__ws": 0.03670763796825184,
    "timing__setup__ws": 2.5728104819267346,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.107797,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 2.741019,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 236.605 247.325",
    "design__core__bbox": "5.52 10.88 230.92 233.92",
    "design__io": 88,
    "design__die__area": 58518.3,
    "design__core__area": 50273.2,
    "design__instance__count__stdcell": 2978,
    "design__instance__area__stdcell": 25629.6,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.509806,
    "design__instance__utilization__stdcell": 0.509806,
    "design__rows": 82,
    "design__rows:unithd": 82,
    "design__sites": 40180,
    "design__sites:unithd": 40180,
    "design__instance__count__class:inverter": 25,
    "design__instance__area__class:inverter": 93.84,
    "design__instance__count__class:sequential_cell": 404,
    "design__instance__area__class:sequential_cell": 10525.1,
    "design__instance__count__class:multi_input_combinational_cell": 982,
    "design__instance__area__class:multi_input_combinational_cell": 9804.4,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "flow__warnings__count:ODB-0220": 2,
    "flow__warnings__type_count": 1,
    "flow__warnings__count:ORD-0039": 1,
    "design__instance__count__class:fill_cell": 3377,
    "design__instance__area__class:fill_cell": 24643.6,
    "design__instance__count__class:tap_cell": 714,
    "design__instance__area__class:tap_cell": 893.357,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 86,
    "design__io__hpwl": 3898385,
    "timing__drv__floating__nets": 2,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 1697.71,
    "design__instance__displacement__mean": 0.54,
    "design__instance__displacement__max": 15.682,
    "route__wirelength__estimated": 50915.8,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 777,
    "design__instance__area__class:timing_repair_buffer": 3259.38,
    "flow__warnings__count:RSZ-0020": 1,
    "flow__warnings__count:STA-1140": 6,
    "design__instance__count__class:clock_buffer": 69,
    "design__instance__area__class:clock_buffer": 1025.98,
    "design__instance__count__class:clock_inverter": 4,
    "design__instance__area__class:clock_inverter": 20.0192,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 609,
    "global_route__vias": 62,
    "global_route__wirelength": 92460,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 3,
    "route__net": 2288,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 37,
    "route__wirelength__iter:0": 59718,
    "route__drc_errors__iter:1": 2,
    "route__wirelength__iter:1": 59704,
    "route__drc_errors__iter:2": 0,
    "route__wirelength__iter:2": 59705,
    "route__drc_errors__iter:3": 5,
    "route__wirelength__iter:3": 59714,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 59716,
    "route__drc_errors": 0,
    "route__wirelength": 59705,
    "route__vias": 14929,
    "route__vias__singlecut": 14929,
    "route__vias__multicut": 0,
    "design__instance__count__class:antenna_cell": 3,
    "design__instance__area__class:antenna_cell": 7.5072,
    "flow__warnings__count:DRT-0349": 10,
    "design__disconnected_pin__count": 33,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 449.67,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 82,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 82,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 82,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3858297957000839,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.29883565912110965,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.12530621339663972,
    "timing__setup__ws__corner:min_tt_025C_1v80": 6.3539291182530775,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.308494,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.221455,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 82,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.48503935574200147,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3346522875757491,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.09722989355514405,
    "timing__setup__ws__corner:min_ss_100C_1v60": 2.76846953198214,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.836128,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.843583,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 82,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.34435530401848563,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.28389563725637684,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10779655251316198,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 7.913698365052221,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107797,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.650607,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 82,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.39501134037340574,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3060886630793879,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.08802814282220255,
    "timing__setup__ws__corner:max_tt_025C_1v80": 6.235177439734595,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.311363,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.16838,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 82,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 9,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.4994099719568758,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.34204504086120446,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.03670763796825184,
    "timing__setup__ws__corner:max_ss_100C_1v60": 2.5728104819267346,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.839827,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.741019,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 82,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.351421873770081,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.29032291281673694,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11259976603159318,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 7.827281266906615,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.1126,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.615067,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 82,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 82,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79948,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79986,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000521301,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000563126,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000134791,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000563126,
    "design_powergrid__voltage__worst": 0.000563126,
    "design_powergrid__voltage__worst__net:VPWR": 1.79948,
    "design_powergrid__drop__worst": 0.000563126,
    "design_powergrid__drop__worst__net:VPWR": 0.000521301,
    "design_powergrid__voltage__worst__net:VGND": 0.000563126,
    "design_powergrid__drop__worst__net:VGND": 0.000563126,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000139,
    "ir__drop__worst": 0.000521,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}